

# Power CoSim+

## COSTING TOOL FOR POWER MANUFACTURING

### COMPLETE AND POWERFUL MANUFACTURING COSTING TOOL


Due to their non-standard manufacturing processes, the power device costs can be difficult to estimate. Components such as superjunction MOSFETs, IGBTs and SiC diodes involve very different process steps.

Power CoSim+ is a flexible tool for evaluating the cost of any semiconductor process or power device, already used by manufacturers and end users.

With the possibility of storing steps and process flows in libraries, this new version dramatically reduces the duration of the cost evaluation.



Step by step, describe your process flow to get a detailed manufacturing cost analysis.



## PROCESS-BASED TOOL

### Why do you need this tool?

- Optimize your manufacturing cost
- Challenge your own production / process choices
- Create a business plan
- Change your fab and process
- Evaluate economic feasibility
- Simulate your equipment's operating cost

### Who should buy this tool?

- Strategic marketing executives
- Process managers
- R&D engineers
- Power equipment suppliers
- Purchasing managers



### POWER TYPES

Diodes  
MOSFET, JFET  
IGBT, BJT  
Thyristor  
HEMT

### PACKAGING

Discretes  
Modules  
Embedded  
Molded

### SUBSTRATES

Silicon  
SiC  
GaN

### TECHNOLOGIES

Planar  
Trench  
Thin Film  
Compounds

### DATABASE

Equipment  
Substrates  
Materials  
Wafer fab units  
Assembly units  
etc.

# MAIN FEATURES



## Multiple process flows

Any power semiconductor process flow can be simulated with hierarchical description for multiple dies or processes, across an unlimited number of process steps or process flows.

## Multiple conditions and supply chain

You can set up the tool with your own conditions, including location, clean room class, process type and subcontracting operation parameters.

## Results are fully open-format

Modify or export final results, build reports with any Excel workbook.

## Safely workgroup-compliant

Secure multiple access, data sharing and data integrity.

## Support and updates available

Step Family	Process Sequence / Operation	Equipment	Yield	EQUIPMENT COST (USD / Wafer)	CLEAN ROOM COST (USD / Wafer)	LABOR COST (USD / Wafer)	CONSUMABLE COST (USD / Wafer)	TOTAL COST (USD / Wafer)	Active Equipment needs	Actual allocated Equipment	Equipment UpTime
<b>IGBT Transistor</b>			<b>96.5%</b>	<b>77.07</b>	<b>23.39</b>	<b>64.64</b>	<b>110.11</b>	<b>275.22</b>	Optimal Mode 51798 Wafer / Year		
	<b>IGBT trench Field-Stop 650V</b>		<b>98.50%</b>	<b>67.56</b>	<b>19.96</b>	<b>54.20</b>	<b>83.83</b>	<b>225.54</b>			<b>&lt;=80%</b>
Cleaning/Slipping	Cleaning RCA Multi-Steps	Wafer Cleaning Bench	99.90%	0.32	0.11	0.68	12.72	13.84	0.288	0.360	80%
Cleaning/Slipping	Rinsing Multi-steps	Wafer Cleaning Bench	99.90%	0.07	0.02	0.20	0.21	0.50	0.061	0.076	80%
Measurement	Measurement Multi-Steps	Measurement	99.90%	2.22	1.24	5.21	0.04	8.71	2.370	2.962	80%
Deposition	Mask 1 (LOCOS) - LPCVD-Oxide (SiO2)	LPCVD	99.90%	0.69	0.29	0.45	0.22	1.64	0.155	0.194	80%
Deposition	Mask 1 (LOCOS) - LPCVD-Silicon Nitride (Si3N4)	LPCVD	99.90%	1.18	0.49	0.68	0.72	3.07	0.264	0.331	80%
Lithography	Mask 1 (LOCOS) - Lithography single Side	Patterning single side (coating + Litho etching single - development)	99.90%	1.13	0.10	0.47	2.39	4.09	0.149	0.186	80%
Etching	Mask 1 (LOCOS) - Dry Etching Silicon Nitride (Si3N4)	Plasma Reactbr	99.90%	2.25	0.79	1.82	0.22	5.09	0.672	0.840	80%
Etching	Mask 1 (LOCOS) - Dry Etching Oxide-SiO2	Plasma Reactbr	99.90%	1.16	0.41	1.12	0.15	2.83	0.345	0.431	80%
Thermal Step	Mask 1 (LOCOS) - Thermal wet oxidation (SiO2)	Annealing Furnace 150-450°	99.90%	1.23	0.18	1.52	0.18	3.11	0.688	0.860	80%
Etching	Mask 1 (LOCOS) - Dry Etching Silicon Nitride (Si3N4)	Plasma Reactbr	99.90%	2.25	0.79	1.82	0.22	5.09	0.672	0.840	80%
Cleaning/Slipping	Mask 1 (LOCOS) - Photobresist Ashing	Plasma Asher	99.90%	0.14	0.05	0.81	0.04	1.05	0.200	0.250	80%
Deposition	Mask 2 (toating p-region) - LPCVD-Silicon Nitride (Si3N4)	LPCVD	99.90%	1.18	0.49	0.68	0.72	3.07	0.264	0.331	80%
Lithography	Mask 2 (toating p-region) - Lithography single Side	Patterning single side (coating + Litho etching single - development)	99.90%	1.13	0.10	0.47	2.39	4.09	0.149	0.186	80%
Etching	Mask 2 (toating p-region) - Dry Etching Silicon Nitride (Si3N4)	Plasma Reactbr	99.90%	2.25	0.79	1.82	0.22	5.09	0.672	0.840	80%
Cleaning/Slipping	Mask 2 (toating p-region) - Photobresist Ashing	Plasma Asher	99.90%	0.14	0.05	0.81	0.04	1.05	0.200	0.250	80%
Thermal Step	Mask 2 (toating p-region) - Annealing (annealing resist)	Annealing Furnace 150-450°	99.90%	0.07	0.01	0.14	0.01	0.23	0.039	0.049	80%
Implantation	Mask 2 (toating p-region) - P-Ions	Implanter	99.90%	0.50	0.24	0.66	0.95	2.36	0.093	0.116	80%
Etching	Mask 2 (toating p-region) - Dry Etching Silicon Nitride (Si3N4)	Plasma Reactbr	99.90%	2.25	0.79	1.82	0.22	5.09	0.672	0.840	80%

# CONTACT

## Contact

For any question, please contact our headquarters in France:

[sales@systemplus.fr](mailto:sales@systemplus.fr) - +33 2 40 18 09 16

