


# Reverse Costing analysis



## InvenSense IDG-600/650 Dual-Axis MEMS Gyroscope

January 2010 - Version 1

Written by: Romain FRAUX

DISCLAIMER : System Plus Consulting provides cost studies based on its knowledge of the manufacturing and selling prices of electronic components and systems. The given values are realistic estimates which do not bind System Plus Consulting nor the manufacturers quoted in the report. System Plus Consulting is in no case responsible for the consequences related to the use which is made of the contents of this report. The quoted trademarks are property of their owners.

## Glossary

### 1. Overview / Introduction.....4

- Executive Summary
- Reverse Costing Methodology

### 2. InvenSense Company Profile .....8

### 3. Physical Analysis.....14

- Synthesis of the Physical Analysis
- Physical Analysis Methodology
- Package Characteristics & Markings
- Package Opening & Bonding Number
- IDG-600 / IDG-650 Comparison
- Device Structure
- Device Dimensions
- ASIC Markings
- ASIC Minimal Dimension and Metal Layers
- ASIC Main Blocks
- ASIC Process Characteristics
- MEMS Markings
- MEMS Sensor IR View
- MEMS Sensor Details
- Component Cross-Section
- MEMS process characteristics

### 4. Manufacturing Process Flow.....45

- Overview
- ASIC Process Flow (CMOS Manufacturing)
- ASIC Process Flow (Cavity Etch)
- MEMS Process Flow (Cap)
- MEMS Process Flow (Sensor)
- MEMS Process Flow (ASIC/MEMS Assembly)


### 5. Cost Analysis.....52

- Synthesis of the Cost Analysis
- Main Steps of Economic Analysis
- Supply Chain Analysis
- Manufacturers financial ratios
- Yields Explanation
- Die per wafer & Probe Test
- ASIC Front-End Cost - Hypothesis
- ASIC Front-End Cost
- MEMS Front-End Cost - Hypothesis
- MEMS Front-End Cost
- MEMS Front-End Cost per Process Steps
- MEMS Front-End : Equipment Cost per Family
- MEMS Front-End : Material Cost per Family
- Total Front-End Cost (ASIC+MEMS + Assembly)
- Back-End 0 : Probe Test and Dicing
- Total Wafer Cost (Front-End + Back-End 0)
- Die cost
- Packaging Cost
- Final Test Cost
- Component Manufacturing Cost
- Yield Synthesis

### 6. Estimated Manufacturer Price Analysis .....99


## Conclusion

- 3 wafers are used to build the IDG-600/650 component and bonded together






- The sensing elements are made in a thin silicon substrate and are protected by a silicon cap.
- The ASIC wafer is etched (deep recesses) to let the sensing elements free, and then bonded with the MEMS + Cap compound.
- The ASIC is using a xxxxx process
- The sensor is protected and thus can be packaged using a standard assembly process.

- **IDG-600/650 products:**
  - ✓ **IDG-600** : Included in the Nintendo Wii Motion Plus accessory
  - ✓ **IDG-650** : standard component




**IDG-600 and IDG-650 are exactly similar**

- **IDG-600/650 products (Dies comparison):**




**IDG-600 and IDG-650 share exactly the same dies**


- Number of metal layers :
  - ✓ xx Aluminum planar
- Minimal dimension in circuit :
  - ✓ xx $\mu\text{m}$




SEM image of the xx Aluminum Metal Layer (FIB cut)



Transistor Gate Length in Logic area



Cross-Sectional Plane



Component Cross-Section

Cap thickness: xx $\mu$ m

Sensor thickness: xx $\mu$ m

ASIC thickness: xx $\mu$ m

• The sensor wafer is manufactured in the same fab that the cap wafer:


- Substrate: Silicon wafer
- Process type: Bulk micromachining
- Metal layers: 120
- Special Steps: Passivating SiO2
- Lithography steps: 2

The sensor wafer is first bonded using a thin silicon bonding process with the cap wafer. Then the sensor wafer is thinned with a coarse and a fine backgrinding process to 100μm. The wafer is then patterned and etched to create the future connections with the ASIC wafer. A thin layer of tungsten followed by a layer of germanium are then deposited (100nm), patterned and etched for the electrical bonding of the sensor wafer with the ASIC wafer. The wafer is finally patterned and etched by Deep RIE (100μm) to create the sensor structure.

## • Sensor Wafer








- We perform the economic analysis of the ASIC with the [IC Purchaser](#) software.
- We perform the economic analysis of the MEMS and the packaging with the [MEMS CoSim+](#) software.

ASIC CMOS Manufacturing (CMOS Foundry)	Low Yield		Medium Yield		High Yield	
	Cost	Breakdown	Cost	Breakdown	Cost	Breakdown
Raw wafer (Si)						
Clean Room						
Equipment						
Consumable						
Salary						
Yield losses						
Foundry Overhead						
<b>CMOS Manufacturing Cost</b>						


**ASIC CMOS Manufacturing Cost Breakdown (Medium Yield)**



- The ASIC CMOS Manufacturing cost range from \$xx to \$xx according to yield variations.
- By adding the foundry overhead of xxx, the cost range from \$xx to \$xx.
- The main part of the wafer cost is due to the xxx with xx%.
- The manufacturing yield ranges from xx% to xx%.

Sensor Wafer	Cost	Breakdown
...	...	19,6%
...	...	2,1%
...	...	1,5%
...	...	1,1%
...	...	26,5%
...	...	1,1%
...	...	5,8%
...	...	0,6%
...	...	2,8%
...	...	1,0%
...	...	1,1%
...	...	1,3%
...	...	0,6%
...	...	5,0%
...	...	0,6%
...	...	5,8%
...	...	0,6%
...	...	1,9%
...	...	1,0%
...	...	1,1%
...	...	5,8%
...	...	0,6%
...	...	10,0%
...	...	1,0%
...	...	1,1%
<b>TOTAL</b>		


Sensor Manufacturing Step Cost Breakdown



**Sensor Manufacturing Steps Cost**  
*(Simulated with MEMS CoSim+ Cost Simulation Tool)*

	Low Yield		Medium Yield		High Yield	
	Cost	Breakdown	Cost	Breakdown	Cost	Breakdown
FE : ASIC Cost						
FE : CAP + Sensor Cost						
FE : ASIC/MEMS Assembly Cost						
BE 0 : Probe Test + Dicing Cost						
BE 0 : Yield losses						
MEMS Foundry Overhead Cost						
<b>Die Cost</b>						

*Die Cost Breakdown (Medium Yields)*



- The final die cost range from **\$xx** to **\$xx** according to yield variations.
- The back-end 0 cost (probe test and dicing) represent **xx%** of the cost of the die.
- The yield losses costs due to probe and dicing represent **xx%** of the total manufacturing cost.
  - The die cost includes the rejects at probe test and dicing.
  - The yield losses represents the bad dies out for the garbage.